In order to meet the requirements of collection the various types of electronic data which has signals with relatively slowly speed in the site of HIRFL in IMP,a new hardware controller which is combined with digital inputs outputs(DIOs)and analog inputs outputs(AIOs)was designed.Fig.1 shows the hardware structure.As shown in Fig.1,the board is consisted of different functional blocks.